Abstract-Sphere decoding enables maximum likelihood (ML) detection with lower complexity than other decoding algorithms, but it still suffers from large computational delay. This paper proposes a vertical partial Euclidean distance (PED) computation method to reduce the critical path delay and computational resources. Since the proposed method computes ahead the PED of lower levels using upper level symbols, a high speed PED computation unit can be implemented with less hardware resources.
I. INTRODUCTION
The ever-increasing demand on broadband mobile communications has motivated Multiple-input-multiple-output (MIMO) systems to achieve high spectral efficiency [1] . In rich-scattering environments, spatial multiplexing using multiple antennas can realize high spectral efficiency by utilizing multi-path propagation which was traditionally a pitfall for wireless communications. Thus the MIMO technique has been proposed as extensions to current wireless communication standards such as HSDPA and IEEE 802.11 and is part of emerging standards such as IEEE 802.16.
Since high data rate are enabled by employing many antennas, brute-force ML detection is infeasible for practical systems. Thus Zero-Forcing or V-BLAST is chosen as an alternative solution to trade off between BER performance and hardware complexity. Recently, the sphere-decoding algorithm has been proposed to limit the search space to a sphere centered at the received vector, leading to ML detection without exhaustive search [2, 3] . The search space is represented by a tree where all the possible symbols for an antenna become the child nodes of an upper node. The algorithm calculates the PED of each node and prunes a sub-tree which has larger PED than the radius of the sphere. To get a ML solution, the search process continues till all the other sub-trees are pruned.
The delay of PED computation is quite large and affects overall performance especially in a low SNR environment where several hundreds of decoding cycles are required. For example, IEEE 802.11n targeting 100Mbps should decode one symbol within 240ns if a 64-QAM 4×4 MIMO system is employed. To decode a received vector in one hundred cycles on the average the operating frequency should be more than 400MHz.
The conventional sphere decoder computes the PED of a node in one cycle [4] . PED computation involves cancelling the effects of other antennas, and thus the computation delay increases according to the number of antennas.
We propose a new PED computation method to compute ahead the effect of determined symbol which corresponds to the real or imaginary part of QAM symbol transmitted by one of antennas. As a result, only one antenna remains to be cancelled when computing the PED of a node. The proposed method reduces computation delay without performance loss, whereas recent researches reduce search cycles by sacrificing BER performance [5, 6, 7] .
II. SPHERE DECODER
We consider a MIMO system with n T transmit antennas and n R receive antennas. It is assumed in this paper that the square M-QAM constellation is employed and the same constellation is used for all the sub-streams. 
A. Sphere Decoding Algorithm
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The ML detection is to find a vector x that has the smallest Euclidean distance to y as represented in Equation (2). 
In other words, a vector x can be regarded as a coordinate of the lattice, the sphere decoding is equivalent to search a lattice point that is closest to a given point y. All the Euclidean distances from all possible lattice points, however, can not be calculated if the number of antennas and the order of modulation become large. The sphere decoding algorithm efficiently solves this problem by limiting the searching within a sphere centered at the received vector y.
The radius of the sphere can be represented by Euclidean 
, where z = Q H ·y, z i is an element of vector z, and x i and r ij represent an element of vector x and matrix R, respectively. Equation (3) can be re-written in an iterative form as shown in Equation (4). 
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PED i is the partial Euclidean distance of level i, which is a result of accumulating INCs from m to i. Thus PED 1 becomes the Euclidean distance. Since R is an upper triangular matrix, only x i should be determined to get minimum PED i at level i. x j whose j is greater than i is already determined in the upper level. PED i can be re-written by defining RCV i as shown in Equation (5), where RCV i can be computed by subtracting the effect of already determined symbols from z i . To get INC i , we have to select a symbol x i that yields the smallest INC i among the remaining symbols. 
Sphere decoding is analogous to the depth-first search. All the possible values of x i become sub-trees for x i+1 . At every level, it selects the best candidate for x i . As going down the tree, the partial Euclidean distance keeps increasing to the exact Euclidean distance of a lattice point as indicated in Equation (4). Since PED keeps increasing, the lattice points in that sub-tree can never be inside the sphere and thus it can be pruned. Every time a valid lattice point is found, the search is restricted further by reducing the radius of the sphere to the Euclidean distance of the lattice point. The overall flow of the sphere decoding algorithm is depicted in Fig. 1 .
B. Conventional PED Computation
The hardware architecture for the sphere decoding algorithm can be directly derived from the depth-first search. PED i is evaluated for a node at every cycle. If it is larger than the current radius, it goes up one level. Otherwise, it goes down one level. The conventional sphere-decoding architecture for a 4×4 MIMO system is depicted in Fig. 2 . The rectangles in the upper side of Fig. 2 are memories to store the determined symbol x i , the received symbol z i and the channel coefficients r ij . The RCV computation unit reads them to compute RCV i . The Find_Next unit computes the minimum INC i by selecting a symbol x i among all the possible symbols of level i. The control unit adds the minimum INC i to PED i+1 and compares it with the current radius to decide whether to go up or down.
The RCV computation unit cancels the effects of already determined symbols as defined in Equation (5). Since R is an upper triangular matrix, the number of channel coefficients to be calculated increases as the level goes down as shown in Fig  3. The RCV computation becomes a burden in the lower level to meet the cycle constraints because the conventional sphere decoder computes a node in one cycle. The conventional architecture of the RCV computation unit is depicted in Fig. 4 , where the product terms, determined symbols multiplied by channel coefficients, are added. Since the number of the product terms to be added is seven at level 1, the RCV computation unit needs 7 multipliers and 7 adders. For this worst case, the critical path delay is equal to 1 multiplication plus 3 additions. At higher levels that do not need 7 multipliers, some of the multipliers do null operations by putting zero channel coefficients. Since the RCV computation occupies about 40% of the overall delay, reducing the delay of RCV computation is significant in improving the overall performance.
III. PROPOSED SPHERE DECODER
This section describes a new PED computation method proposed to compute the PED in vertical direction. Since all the symbols required to compute RCV i are determined during the previous cycles, the effect of each symbol is subtracted right after it is determined.
A. Vertical PED Computation
When x i is determined at level i, the proposed computation method is to compute all the relevant terms located vertically in matrix H at the next cycle. The vertical PED computation method is shown in Fig. 5 , where relevant terms are shaded. The proposed method partially computes RCV i every cycle whereas the conventional method computes it at once. Let RCV i (j) be a partial value computed by subtracting the effects of m-th to j-th symbols from the received symbol z i . The proposed method can be expressed as Equation (6) . RCV i (m) is simply the received symbol and RCV i (i) becomes the RCV i of the conventional method. Once RCV i is computed, the other parts are the same as the conventional one. Since the proposed method computes RCVs of lower levels incrementally, the critical path delay of RCV computation is reduced to adding only one product term regardless of the number of antennas as represented in Equation (6). 
The architecture of the proposed vertical PED computation is depicted in Fig. 6 , where each RCV is computed incrementally using its own multiplier and adder. RCV i is selected to compute PED i . As explained above, the critical path is reduced to one multiplier plus an adder and a multiplexer.
B. Resource sharing
The vertical RCV computation unit shown in Fig. 6 reduces the critical path delay, but does not reduce the numbers of multipliers and adders. As the multipliers and adders for level i have nothing to do after RCV i is completed, they can be shared to reduce the required resources. For example, the leftmost multiplier and adder are used only in level 7 and the next ones only in level 7 and 6. These units can be shared to compute RCVs of the right side.
Resource allocation examples are depicted in Fig. 7 . Fig. 7  (a) shows the original vertical PED computation. Two numbers in a box represent indices of the corresponding channel coefficient. The first index i represents the time limit of the coefficient multiplication, and the second index j means that x j is multiplied by the coefficient. The boxes in a column are to be processed at the same cycle and the boxes in a row are to be processed in the same computation unit. Therefore, the boxes in the same column should be processed with different computation units. If the computation units are reduced to less than 7, some computation units have to take charge of other computations in different rows. Thus channel coefficients in low rows have to be moved to empty spaces. There are some rules to be kept in moving channel coefficients. Since the first index i represents the time limit, the coefficient should be processed earlier than cycle (n -i + 1). As the coefficients associated with the same second index j are related to x j , it is better to place them at the same row to have them computed in the same processing unit. Fig. 7 (b) , (c), and (d) are made by moving coefficients under these rules. If the number of processing units is reduced to 5, for example, two bottom rows should be moved up. Since coefficients with index i=2 has more tight time limit, these rows are moved to the top row. Not all the coefficients, however, can be moved to a row because of the time limit. The remaining coefficients, (2, 8) , (1, 8) and (1, 7) are placed at the third and forth rows, leading to Fig. 7 (c) . Careful placing of the remaining coefficients will help reduce the delay and save hardware resources. First, the number of coefficients with the same index i should be minimized in a column. If coefficients with the same index i are placed in the same column, additional adders are required to sum up their product terms. Thus Fig. 7 (c) can be improved by moving (1, 8) to the 6 th column to minimize additional adders as shown in Fig. 8 . Second, only one coefficient, if possible, should be placed at the last cycle of RCV i computation. Since RCV i is delivered to the Find_Next unit and used to compute PED i , additional addition increases the critical path delay. In that sense, Fig. 7 (d) increases critical path delay because it needs to sum up four product terms in the last cycle. Fig. 9 shows the final architecture of the proposed vertical PED computation and resource sharing, which reduces two multipliers and one adder without sacrificing the performance. One adder is used to sum two product terms with the index i=1, 2 in 4 th , 5 th and 6 th columns. Since the additional summation can be processed in parallel with the Find_Next unit, the overall delay is almost comparable to that of Fig. 6 .
IV. IMPLEMENTATION RESULTS AND CONCLUSION
Based on the proposed vertical PED computation method, a sphere decoder is designed for a 64-QAM 4×4 MIMO system using a 0.18 um 4-Metal CMOS process. It occupies an area of 0.74 × 0.74 mm 2 and operates at 210MHz. As summarized in Table I , the delay and the area are reduced by 27.7% and 22.5%, respectively, compared to the conventional one.
Sphere decoding is an essential part of high performance MIMO communication systems, but it still suffers from large computational delay in VLSI implementation. This paper has proposed a new vertical PED computation method in order to reduce the critical path delay and hardware resources. The proposed method computes PED in vertical direction using upper level symbols, and makes the delay independent of the number of antennas and the order of modulation scheme. In addition, it enhances hardware utilization by sharing multipliers and adders. 
